

A

PATENT APPLICATION COVER SHEET

NAVY CASE # 79329

Honorable Commissioner of Patents and Applications
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of:

INVENTORS: Michael F. Stumborg et al.

FOR: ELECTRONIC DEVICES WITH BARIUM BARRIER FILM AND PROCESS FOR
MAKING SAME

Enclosed are:

- ☒ Twelve sheet (s) of drawings.
- ☒ Thirty-seven sheet (s) of specification.
- ☒ An assignment of the invention to: Government of the United States of America.
- ☐ Information Disclosure Statement.
- ☒ Declaration and Power of Attorney.
- ☐ Other: _____
- ☒ The filing fee has been calculated as shown below:

| | | | OTHER THAN A SMALL ENTITY | |
|-------------------------------------|------------------|-----------|------------------------------|----------|
| FOR: | No. Filed | No. Extra | RATE | Fec |
| BASIC FEE | | | | \$790.00 |
| TOTAL CLAIMS | <u>20</u> - 20 = | -0- | x \$22.00 | \$ -0- |
| INDEPENDENT CLAIMS | <u>4</u> - 3 = | 1 | x \$78.00 | \$ 78.00 |
| MULTIPLE DEPENDENT CLAIMS PRESENTED | | | + \$250.00 | \$ -0- |
| | | | TOTAL | \$868.00 |

- ☒ Please charge Deposit Account 04-0814 in the amount of \$868.00.

Jc542 U.S. PTO
09/137084
08/20/98

Jc535 U.S. PTO
08/20/98

09137084-082098

☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 04-0814.

Any additional fees required under 37 C.F.R. § 1.16

Any patent application processing fees under 37 C.F.R. § 1.17

☒ The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 04-0814.

Any patent application processing fees under 37 C.F.R. § 1.17.

Any filing fees under 37 C.F.R. § 1.16 for presentation of extra claims.

Date

Aug 17, 1998

James B. Bechtel
James B. Bechtel, Code C222
Reg. No. 29,890

Naval Surface Warfare Center
Dahlgren Division
ATTN: Code CD222
17320 Dahlgren Road
Dahlgren, VA 22448-5100
Phone: (540) 653-8061
Fax: (540) 653-7816

CERTIFICATE OF MAILING

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, DC 20231.

Date: _____

Beverly D. Cook

ELECTRONIC DEVICES WITH BARIUM BARRIER FILM
AND PROCESS FOR MAKING SAME

Statement of Government Interest

The invention described herein may be manufactured and used by or for the Government of the United States of America for Governmental purposes without the payment of any royalties thereon or therefor.

Background of the Invention

This invention relates generally to the fabrication of electronic devices, and particularly to a novel barrier film for electronic and electro-optic materials.

Integrated circuits (ICs) are composed of many millions (sometimes billions) of components such as transistors, resistors, and capacitors. These individual components are laid out in a two dimensional array on a substrate such as silicon or gallium arsenide. The two dimensional arrays are often stacked one on top of another to form a three dimensional IC. As in any circuit, these components, and the several layers, must be connected to one another electrically. Interconnection on the two dimensional surfaces is accomplished by depositing strips of metal that act as connecting "wires." Likewise, the layers are

interconnected by metal plugs deposited in via holes made between layers. These steps in the manufacturing process are commonly referred to as "metallization."

Generally, silicon is the substrate material of choice,
5 aluminum is the metal of choice for two dimensional IC metallization, and tungsten is the metal of choice for filling via holes for multiple layer interconnection. Silicon is preferred because it is cheap and abundant. Aluminum and tungsten are chosen because they have adequate electrical
10 conductivity and they can be made not to diffuse into the substrate during the many annealing operations inherent in the IC manufacturing process.

Because the electrical conductivity of aluminum and tungsten is limited, the "wires" and plugs must be made thick enough to
15 ensure minimal resistance to electric current between components and between layers. The large size of these conductors has recently become an issue for IC designers and fabricators interested in placing a greater density of circuit elements on an IC. In order to achieve greater performance from ICs, the
20 lateral dimensions of the circuit elements must be reduced. This reduction in IC element size has two detrimental effects on the resulting IC. First, it increases the resistance of the metal interconnects. Second, it increases the aspect ratio of the via holes, making them more difficult to fill with the metallic

material. Incomplete filling of the via holes exacerbates the problem of high resistance. Today, there is often not enough space in the lateral direction on an IC chip to accommodate large aluminum conductors. Additionally, the size of the via holes, when filled with tungsten, limits the number of levels in the IC to no more than five.

Copper, which is a much better conductor of electricity than aluminum, is available as an alternative metallization material. Because of copper's greater electrical conductivity, copper imposes less resistance to the flow of electrons than aluminum or tungsten conductors having equivalent dimensions. The increasing density of components on today's ICs requires the smaller sized conductors that are only achievable by the use of highly conductive metallization materials.

Unfortunately, copper has one notable problem. It has a tendency to diffuse into silicon at elevated temperatures. This has precluded copper as a metallization candidate because ICs must be annealed several times during the manufacturing process. In order for copper metallization to be feasible, a technique must be developed that will prevent the diffusion of copper into silicon. Among the possible solutions currently under development within the semiconductor industry the most prevalent is the use of nitrides of the transition metals titanium and tungsten. The thickness of the metal-nitride layer required to

stop copper diffusion into silicon effectively is in the range of
tens to hundreds of nanometers, or hundreds to thousands of
Angstroms (Å).

The problem of diffusion exists not only in the case of
copper metallization on silicon, but also in the case of copper
metallization on other single- and polycrystalline semiconductor
substrate materials such as gallium arsenide, silicon carbide,
germanium, and so forth. Copper diffusion into insulating
materials such as SiO₂ can also result in short circuits,
especially in dense arrays of IC components. Diffusion is also a
problem with other high conductivity metallization materials such
as gold, silver, and platinum.

An object of this invention is to provide a barrier film
which is extremely thin, yet permits metallization using copper
and other high conductivity metallic conductors which would
otherwise have a tendency to diffuse into a substrate formed of a
semiconducting or insulating material.

It is also an object of the invention to improve electronic
and electro-optic devices by making it possible to achieve one or
more of the following desirable characteristics: increased
component density in large scale integration, reduced heat
dissipation, increased speed of operation, and a decreased number
of layers.

Still another object is to provide a procedure for forming an extremely thin diffusion barrier, which produces consistent results rapidly and reliably, and which is not highly dependent upon the accurate maintenance of operating conditions such as time and temperature.

Still another object is to provide a process for forming an extremely thin diffusion barrier which eliminates voids and mechanical stresses that can have detrimental effects on the substrate, the diffusion barrier, or the metallization layer.

Summary of the Invention

In accordance with this invention, a semiconductor device is fabricated by forming, on a surface of a substrate material, a barrier film having a monolayer of metal atoms immediately adjacent the surface of the substrate material. In one aspect, a metallic conductor, which has a tendency to diffuse into the substrate material, is then deposited onto the barrier film. Metallic conductors which have a tendency to diffuse into substrates of semiconductor or insulating materials include, for example, pure copper, copper alloys (e.g., Cu-Al, Cu-Si-Al), copper doped with a dopant (e.g., aluminum) that impedes electromigration, gold, silver, or platinum. For purposes of this invention, a "monolayer" is understood to refer to a two-dimensional array of atoms having the thickness of one atomic

layer; although the monolayer may have minuscule defects such as minute portions with a thickness that exceeds one atomic layer and/or minute portions that are voids, the average thickness nonetheless essentially is an atomic layer providing essentially complete coverage of the directly underlying substrate surface regions. The monolayer, which is extremely thin by definition, serves as a barrier film, inhibiting diffusion of the metallic conductor into the substrate material. For purposes of this application, the material upon which the monolayer of atoms is formed is often generally referred to herein as a "substrate" for such formation, and it will be appreciated that the term "substrate" as used herein can encompass a bulk wafer or, alternatively, a layer that is grown, deposited, formed or bonded upon another body. The present invention is especially concerned with substrates that are semiconductor or insulating materials.

In one preferred method of this invention, a monolayer is produced by depositing a metal halide upon a surface of a semiconducting or insulating substrate material where it first reacts with the substrate material and dissociates, releasing gaseous by-products formed of substrate atoms and halogen atoms of the precursor compound. This reaction is self-limiting resulting in formation of a monolayer of metal atoms on the substrate that thereafter enables a homoepitaxial film formed of the metal halide molecules to form thereon as the deposition

process proceeds. This deposition operation can be carried out by various methods, but is preferably carried out by molecular beam epitaxy, or alternatively by r.f. sputtering. At this juncture, a temporary heteroepitaxial film has been formed on the substrate where the diffusion barrier is ultimately desired. Then, in a second stage of the procedure, the temporary heteroepitaxial film is subjected to a selective removal procedure, whereby the homoepitaxial portion of the deposited film having the halogen constituents is selectively eliminated while the monolayer of metal atoms remains behind attached to the surface of the substrate material. The removal procedure preferably is an annealing operation. Alternatively, chemical etching which is selective to remove the homoepitaxial portion of the deposited film while leaving the monolayer of metal atoms also can be used. In any event, the metal atom monolayer strongly adheres to the substrate material, and is not adversely affected by extended annealing times, high annealing temperatures, or chemical etching conditions.

The precursor compound preferably comprises a metal halide, e.g., a barium, strontium, cesium or rubidium- halide salt. The thickness of the monolayer basically corresponds to the diameter of the metal atom constituent(s) of the monolayer. Metal atoms of barium, strontium, cesium, rubidium, and so forth have a thickness (i.e., the diameter of the largest electron orbital) of

less than 5 Å, so it can be appreciated that an extremely thin diffusion barrier layer is achieved by this invention. The semiconducting substrate materials that can be processed according to this invention include mono- or polycrystalline, doped or undoped, semiconductors, such as silicon, germanium, indium phosphide, gallium arsenide, silicon carbide, gallium nitride, aluminum nitride, indium antimonide, lead telluride, cadmium telluride, mercury-cadmium telluride, lead selenide, lead sulfide, tertiary combinations of these materials, and so forth.

The insulating substrate materials that can be processed according to this invention include doped or undoped silicon oxides (e.g., silicon dioxide), silicon nitride, phosphosilicate glass (PSG), borophosphosilicate glass (BPSG), barium fluoride, strontium fluoride, calcium fluoride, and so forth.

In a further embodiment of this invention, a multiplicity of monolayers are formed contiguous with each other upon the substrate surface. This embodiment can become advantageous such as where a substrate is involved having a relatively greater surface roughness and it is necessary to account for any discontinuities in the surface profile by sufficiently building-up the diffusion layer to blanket the surface topography presented and provide complete coverage. To build-up multiple monolayers, one stacked upon the other, MBE deposition can be used to sequentially deposit additional monolayers of metal atoms

using an elemental source of the metal. In this way, a diffusion barrier film thickness can be assembled up to any desired thickness, but preferably is maintained at or below not more than 100 Å, more preferably not more than 20 Å to meet the primary objective of providing an extremely thin yet effective diffusion barrier.

As can be appreciated, a semiconductor device is obtained by this invention in which a monolayer or several monolayers of metal atoms separates a metallic conductor from other materials in the device, such as semiconductor or insulating materials, in which the extremely thin diffusion barrier film serves as an effective barrier preventing atoms of the metallic conductor from diffusing into such other materials and either impairing the device or rendering it totally inoperative.

Various other objects, details and advantages of the invention will be apparent from the following detailed description when read in conjunction with the drawings.

Brief Description of the Drawings

FIG. 1 is a schematic cross-section depicting diffusion of copper into a silicon substrate, where no diffusion barrier is present;

FIG. 2 is a graph illustrating the projected requirement in diffusion barrier thickness by the Semiconductor Industry Association;

FIG. 3 is a schematic cross-section depicting the effect of a diffusion barrier in accordance with the invention;

FIG. 4 is a schematic diagram illustrating the process of deposition of a diffusion barrier precursor compound, and a metallization layer, onto a substrate by molecular beam epitaxy;

FIGS. 5A-E is a schematical illustration showing the interfacial structure of the diffusion barrier on an atomic level as it is being formed on a semiconductor substrate after various process steps according to an inventive process;

FIG. 6 is a schematic diagram illustrating the process of deposition of a diffusion barrier precursor compound onto a substrate by r.f. sputtering; and

FIG. 7A is a schematical illustration showing the interfacial structure of the barrier film on an atomic level where the barrier film is comprised of a plurality of contiguous monolayers, while FIG. 7B shows another embodiment of the invention where the barrier film is a composite monolayer formed of different types of metal atoms, and FIG. 7C shows yet another embodiment where the barrier film is comprised of a plurality of contiguous monolayers in which different monolayers thereof are formed of different types of metal atoms.

FIG. 8 is a schematic cross-sectional view showing a diffusion barrier in accordance with the invention preventing

diffusion of a copper plug into silicon substrate and into a silicon dioxide insulating layer overlying the substrate.

Detailed Description

5 FIG. 1 illustrates a typical attempt at copper metallization of a silicon semiconductor substrate 10. The substrate, which is made up of silicon atoms 12, has two laterally delineated copper interconnect strips 14 deposited on its surface. In the annealing process, copper atoms 16 tend to diffuse into the substrate, impairing its semiconducting properties, and usually rendering it totally inoperative, by effectively creating an electrical short circuit. Similar diffusion occurs at an interface between a copper conductor and a SiO₂ insulating layer, for example in the case in which an attempt is made to deposit a conducting copper plug in a via hole in the SiO₂ insulating layer. Diffusion of copper atoms into the SiO₂ insulating layer impairs its effectiveness as an insulator and may have a serious adverse effect on the properties of the device.

15
20 As mentioned above, various attempts have been made to achieve a diffusion barrier to permit the use of copper conductors in semiconductor devices. The most attention so far has been given to the use of nitrides of tungsten and titanium. Various other diffusion barrier materials, for example tantalum nitride, have also been tried. As shown in FIG. 2, which is

based on published Semiconductor Industry Association data,
presently achievable diffusion barrier thicknesses are only in
the 200-250 Å range for tantalum nitride, although thicknesses
smaller than that are expected to be pursued by the industry in
the upcoming years.

This invention provides an effective diffusion barrier
having a thickness well below 100 Å, and below 5 Å in one
exemplary embodiment, which is far below the minimum thickness
projected by the industry data depicted in FIG. 2. The extremely
thin diffusion barrier layers achievable by this invention
potentially could be useable long after alternative technologies
become obsolete.

Referring now to FIG. 3, a portion of an integrated circuit
is schematically illustrated on an atomic level that comprises a
silicon substrate 18 made up of silicon atoms 20, and having
laterally delineated copper interconnect strips 22. At the upper
surface of the silicon substrate 18, a monolayer of barium (Ba)
atoms 24 is interposed between the conductor strips 22 and the
surface of the substrate 18 and effectively prevents diffusion of
the copper atoms into the silicon. The layer of Ba atoms need
only have a thickness of one atomic layer, i.e., a monolayer of
approximately 5×10^{-10} meters (5Å) in thickness, in order to
provide the desired barrier to diffusion of the conductor into
the adjoining substrate. The barium layer depicted in Fig. 3

illustrates the situation in which a single monolayer of barium is provided. The extremely small thickness of the diffusion barrier contributes to the reduction in both thickness and the lateral dimensions of the integrated circuit layer, and the ability to use copper interconnects and other conductor materials otherwise predisposed to creating diffusion problems (e.g., Au, Ag, Pt) instead of aluminum interconnects. As such, the present invention represents a remarkable breakthrough in the field.

As will become apparent from the following description, in one mode of this invention, a diffusion barrier comprised of metal atoms and having a thickness of not more than approximately 5Å is achievable by depositing a metal halide precursor compound on a semiconductor or insulating substrate so as to form a temporary heteroepitaxial film thereon. Then, the resulting temporary heteroepitaxial film created by the metal halide and the substrate surface is subjected to a post-growth anneal or chemical etching in which all of the temporary heteroepitaxial film is eliminated by removal from the substrate except for an atomic layer of the metal component, i.e., a monolayer. This residual monolayer of metal atoms disposed in contact with the substrate surface provides a diffusion barrier to conductor materials.

One suitable approach for depositing the metal halide used as a precursor compound for forming the diffusion barrier layer

is molecular beam epitaxy (MBE), such as depicted in FIG. 4. A substrate 26, e.g., a silicon wafer, is supported on a rotating holder 28 within a conventional MBE deposition chamber 30. The deposition chamber is illustrated in simplified form. Not shown are provisions for raising the temperature of the substrate to annealing temperatures and for evacuating the chamber. Also not shown is a conventional Reflective High Energy Electron Diffraction (RHEED) diagnostic system directed toward the substrate 26.

A diffusion barrier precursor compound effusion cell, for example a barium fluoride, strontium fluoride or the like effusion cell, is provided at 32, and has a shutter 33. A shutter 35 is also provided for the silicon wafer 26. An electron beam source for the metallization layer, e.g., copper, is shown at 34.

In the operation of the MBE deposition apparatus of FIG. 4, the substrate 26 is placed inside the chamber 30 and positioned by rotatable holder 28 and the chamber 30 is evacuated, using ion pumps and liquid nitrogen trapping to achieve a high vacuum. The substrate 26 is vacuum annealed to remove any passivation layer by deoxidation, for example silicon dioxide in the case of a silicon wafer.

The temperature of the substrate 26 is then reduced to a suitable deposition temperature, and the effusion cell 32 is

heated while the substrate 26 is mechanically rotated. The electron beam of a RHEED diagnostic system is focused onto the substrate 26 and the RHEED pattern is monitored. When the RHEED pattern corresponding to the single crystal substrate surface appears (indicating complete removal of the passivation layer) on the RHEED screen, the shutters 35 and 33 in front of the substrate holder 28 and the effusion cell 32, respectively, are opened to allow precursor molecules to impinge on the substrate surface 29. Deposition of the precursor 27 onto the silicon surface 29 begins, and is allowed to continue until the single crystal silicon RHEED pattern disappears and is replaced by a pattern corresponding to a single crystal layer of the precursor compound. Deposition is halted by closing the substrate and effusion source shutters 35 and 33, respectively. By this juncture, a temporary heteroepitaxial film derived from the precursor molecules is situated on the substrate surface 29, although the nature of the interface is more complicated as will become apparent from later descriptions herein.

During the deposition of the precursor 27 on the substrate 26, the substrate 26 should be at a temperature in the range from approximately 500°C to 800°C, and ideally at approximately 750°C, though the temperature will vary depending on the particular substrate and the processing tool. The pressure within the deposition chamber 30 should be 10^{-8} mbar or less, more

preferably 10^{-9} mbar or less, and still more preferably 10^{-10} mbar or less, in the case of depositing a metal halide on a silicon substrate. The time required to achieve adequate deposition of the precursor sufficient to form the temporary heteroepitaxial film on the substrate is typically one or two minutes, but is not limited thereto.

Following the deposition on the substrate of the temporary heteroepitaxial film derived from the precursor compound, the temperature of the substrate is raised to cause precursor molecules to detach from the temporary heteroepitaxial film on the substrate. In the case of BaF_2 , barium atoms adjacent to the substrate remain tightly adhered thereto as a two-dimensional monolayer, while fluorine atoms (as bonded to other barium atoms) in the temporary heteroepitaxial film are effectively re-evaporated in the form of barium fluoride and eliminated from the temporary heteroepitaxial film. This will cause the RHEED pattern to change in appearance. Specifically, the "reappearance" of a RHEED pattern similar to that for the single crystal substrate confirms that the precursor molecules have been evaporated. The substrate temperature at which the detachment of the precursor molecules with the halogen atoms from the temporary heteroepitaxial film takes place during the post-growth anneal step is not necessarily limited, but should be in the vicinity of 750°C to 1000°C , preferably 800°C . The monolayer of metal atoms

which remains on the substrate serves as the diffusion barrier between the substrate and any metallization layer subsequently deposited upon it. The metallization layer can be deposited by any of various standard microelectronic metallization methods, and, in this embodiment, it can be conveniently deposited while the substrate is still in the MBE chamber by operation of the electron beam source.

The crystallographic and chemical characterization of the aforesaid temporary heteroepitaxial film, and the effect of treatments thereof according to this invention to form a diffusion barrier film on the substrate, are now discussed in greater detail. Based on X-ray photoelectron spectroscopy (XPS) and heavy ion backscattering spectroscopy (HIBS) analyses of the precursor compound/substrate surface interfacial chemistry, the formation of an ultra-thin metal monoatomic layer (monolayer) on the substrate is considered to proceed by a multi-stage process, which is schematically illustrated in FIGs. 5A-E. XPS and HIBS analysis measurements referred to herein can be performed using generally available equipment and analyses protocol understood and implementable by one skilled in the art.

As schematically illustrated in FIG. 5A, BaF_2 molecules are directed and impinged onto the surface of a silicon substrate 52, such as by MBE deposition. For FIGs. 5A-E, BaF_2 is used to illustrate the metal halide, and silicon is used to

illustrate the (semiconductor) substrate, although other materials can be used as indicated elsewhere herein.

Ideally, the silicon surface 51 to be used as the deposition substrate has a highly planar, smooth surface to minimize the coating thickness needed to provide complete coverage thereof. Deoxidation annealing, chemical-mechanical-planarization (CMP) polishing or ion milling can be used in a pretreatment of the silicon surface prior to deposition of the diffusion barrier to enhance the planarity and smoothness of silicon surface, if necessary. On the other hand, as will be described below, the inventive process itself provides some measure of *in situ* planarization of the silicon surface during MBE deposition.

In any event, in the first step, the BaF_2 molecules react with silicon atoms 51a, 51b, 51c, and so forth, at the surface 51 of the silicon substrate 52. The Ba-F and silicon-silicon bonds at the surface of the silicon substrate are broken. As schematically shown in FIG. 5B, the free silicon and fluorine atoms at the vicinity of the interface where the barium fluoride molecules are contacting the silicon surface 51 then combine to form volatile silicon-fluoride compounds (SiF_y) 53 which escapes from the silicon substrate surface 51, and it is extracted from the MBE chamber via vacuum. Although FIG. 5B depicts compound 53 as two halide atoms (white circles) bonded to a common metal atom (darkened circle), it will be understood that this illustrative

only because other gaseous metal-halides may be generated, such as tetrahalides of silicon where the substrate 52 is silicon. By comparison, if the substrate 52 instead is GaAs, the escaping gas 53 would be GaF. This etching-like effect upon the surface silicon atoms serves to effectively smoothen the silicon surface.

In any event, as illustrated in FIG. 5B, the barium atoms left behind bond with dangling bonds of the surface silicon atoms, forming a monoatomic layer 54 of metal atoms, i.e., a metal monolayer of barium atoms. This deposition step proceeds for a sufficient duration of time to form a continuous layer of barium atoms across the surface of the silicon substrate without leaving any bare spots.

As illustrated in FIG. 5C, once complete coverage of the silicon substrate 52 with barium atoms 54 is achieved, barium fluoride 50 deposition via MBE is continued from a molecular beam. As illustrated in FIG. 5D, this subsequently introduced barium fluoride adheres to the barium monolayer 54 and grows epitaxially thereon to form a temporary homoepitaxial film portion 55. The amount of subsequent deposition of epitaxial barium fluoride on the barium monolayer is allowed to be enough to provide a safety measure which ensures complete substrate coverage with a monolayer of barium atoms. In this way a heteroepitaxial film 56 is formed on the substrate surface 51 comprising a monolayer 54 of metal (e.g., Ba) atoms as an

interaction regime attached directly to the substrate surface 51
and a homoepitaxial regime 55 comprised of oriented molecular
metal halide (e.g., barium fluoride) formed, in turn, on the
monolayer 54. The homoepitaxial regime 55 of BaF_2 of the
5 temporary heteroepitaxial film 56 is (100)-oriented on silicon
(100), and (111)-oriented when the substrate is silicon (111),
GaAs (100), or GaAs (111).

XPS measurements have confirmed that barium atoms have the
two above-mentioned different chemical states, i.e., the
10 interaction (metal monolayer) and the homoepitaxial regimes, in
the temporary film present at this stage of processing. The
relative abundance of these two states has also been determined
by XPS. The number of barium atoms in each state is determinable
by normalizing integrated XPS peak intensities to HIBS
15 measurements of the total number of barium atoms on the surface.
The results of these analyses confirm that BaF_2 first reacts with
the silicon surface during initial MBE deposition at the silicon
surface and dissociates, releasing a gaseous silicon-fluorine
compound. This reaction is self-limiting, resulting in a barium
20 monolayer that enables subsequent BaF_2 molecules to form an
epitaxial (111)-oriented film on the silicon surface. Then, a
post-growth anneal affects evaporation of the barium fluoride
deposited on the monolayer.

That is, as illustrated in FIG. 5E, in a second stage of this inventive procedure, which is conducted after the MBE deposition of the metal halides on a substrate to form the temporary heteroepitaxial film 56 shown in FIG. 5D, a vacuum anneal is performed to cause evaporation of barium fluoride 57 from the temporary heteroepitaxial film such that the barium fluoride content found in the homoepitaxial portion thereof (feature 55 in FIG. 5D) is completely removed back to the monolayer 54 of barium atoms attached to the silicon surface 51. Alternatively, the homoepitaxial portion 55 of the temporary heteroepitaxial film can be removed by etching (e.g., chemical etching) which is selective between the homoepitaxial portion 55 and the monolayer portion 54 such that the former can be removed while leaving the latter intact.

In any event, prior to performing the post-growth anneal (or etching) to remove the homoepitaxial portion 55 of the temporary heteroepitaxial film, there is no practical limit on how thick the overdeposit of barium fluoride can be that is formed over the barium monolayer. However, it will be appreciated that the thicker the deposited barium fluoride layer(s) of the homoepitaxial portion of the temporary film is made to be, the longer the post-growth anneal time that will be necessary to decompose the deposited thickness of barium fluoride molecules

back to the monolayer of barium atoms left attached to the substrate surface.

The MBE deposition of the temporary heteroepitaxial film and the post-growth anneal can be performed in the same processing chamber without breaking the vacuum between the two procedures. Alternatively, the MBE deposition can be performed in a first processing tool, after which the vacuum is broken, and the workpiece is then transferred to another processing tool for separately performing the post-growth anneal at which time the substrate is heated up again with a vacuum being created in the second processing tool. In the latter case, the homoepitaxial portion of the temporary heteroepitaxial film serves as a protective coating over the monolayer portion of the heteroepitaxial film during such transit between separate processing tools.

In that the atomic diameter of barium is 4.48 \AA , and that of strontium is 4.29 \AA , it can be appreciated how the formation of a monolayer of these metal atoms, for example, on a substrate by the techniques presented herein permits the formation of an extremely thin, yet effective diffusion barrier.

While not desiring to be bound to any particular theory, it nonetheless is thought that the underlying mechanism by which the metal monolayer prevents diffusion of the copper, or other highly diffusive metal, through the barrier layer into the semiconductor

or insulating substrate is at least in part attributable to the fact that metal atoms are provided in the monolayer which have relatively large electron clouds which can overlap or touch each other between the metal atoms to effectively form an energy barrier against movement of copper atoms therethrough. As will be understood by one of ordinary skill in the art, from a standpoint of terminology, the electron clouds are also spoken of as atomic orbitals occupied by electrons in different energy levels or shells, and the electron cloud is a cloud of negative charge formed of electrons of an electron density distribution corresponding to the element at issue.

An important advantage of the invention is the ease with which the diffusion barrier layer can be formed. Where metal halides are used as a precursor in forming the diffusion barrier film, the precursor, e.g., BaF_2 or SrF_2 , can be deposited for a sufficient duration of time to ensure complete coverage of the silicon substrate. Such complete coverage can be achieved within relatively short period of time, e.g., about one minute using MBE deposition of a metal halide on the substrate, depending on deposition conditions. Also, the length of deposition time is not critical provided it is at least high enough to establish the diffusion barrier film; deposition times of several minutes are not detrimental to the procedure, and the deposition temperature also is not critical. In the second step, all components of the

precursor except for the monolayer of metal atoms, are removed by the post-growth annealing procedure. The metal atoms of this thin layer adhere tightly to the substrate, and consequently, the second step can be carried out over a wide range of time and temperature conditions without adversely affecting the formation and character of the diffusion barrier layer.

By way of a specific illustration of forming a diffusion barrier on a semiconductor substrate, BaF_2 can be used as the barrier film precursor and a silicon wafer can be used as the substrate. The silicon substrate first is deoxidized by vacuum annealing at 900°C for one hour to remove the silicon dioxide passivation layer. Then the substrate can be brought to a deposition temperature of 750°C in a VG Semicon V80H MBE growth chamber at a vacuum of less than 1×10^{-10} mbar. All temperature measurements are made from a noncontact thermocouple gauge. A BaF_2 effusion cell can be heated to 1050°C . While the substrate holder is mechanically rotated, an electron beam from a RHEED diagnostic system is directed toward the substrate. The beam is focused until the RHEED pattern of a single crystal silicon surface appears on the RHEED screen. The shutters in front of the substrate holder and the effusion cell are then opened to allow BaF_2 molecules to impinge on the substrate surface. Deposition of BaF_2 is allowed to continue until the single crystal silicon RHEED pattern disappeared and is replaced by a

single crystal BaF_2 pattern. Deposition is then halted by closing the substrate and effusion source shutters. The substrate temperature is then raised to 800°C and held until a RHEED pattern similar to that of the single crystal silicon substrate reappears. It will be understood that the above-provided exemplary protocol is provided merely for sake of illustration, and not limitation.

In the mode of the invention being discussed above in which metal halides are used as precursor compound for forming the diffusion barrier film, the precursor compounds that can be used include, for example, BaF_2 , BaCl_2 , SrF_2 , SrCl_2 , CsF , CsCl , RbF , and RbCl , and the like. Especially preferred are those metal halide salts that have cubic halide, e.g. a cubic fluorite, crystal structure. While not desiring to be limited to any particular theory at this point, applicants nonetheless consider that precursor compounds obtainable as metal halides, e.g., BaF_2 , BaCl_2 , SrF_2 , SrCl_2 , CsF , CsCl , RbF , and RbCl , and the like, that have cubic crystal structure will tend to provide sources of metal atoms that are amenable to the above-discussed decomposition reaction and interaction with the silicon surface under readily implementable MBE and annealing processing conditions. Although not desiring to categorically exclude all metal halide salts having rutile crystal structure, rutile metal

halide salts may not be suitable for many processing environments as they do not normally decompose under typical MBE conditions.

In another mode of the invention for forming the diffusion barrier film, the monolayer of metal atoms alternatively can be formed in a one step operation (i.e., without a post-growth anneal step) by directly depositing an elemental form of the metal atoms, such as barium, via MBE on the surface of the semiconductor substrate. Since certain elemental metals such as barium are highly reactive, appropriate precautions have to be taken to handle, maintain and process the elemental barium in an inert environment, e.g., under an argon gas atmosphere, up until it is deposited upon the semiconductor.

Also, in another embodiment of this invention, it is possible to form the monolayer of metal atoms directly on the semiconductor substrate by the above-described two-step decomposition reaction process involving a metal halide (i.e., MBE deposit/post-growth anneal), and then to increase the thickness of the diffusion barrier film by depositing one or more additional monolayers of metal atoms on the original monolayer through depositing the elemental form of the metal atoms, such as barium, via MBE on the original monolayer. That is, while formation of a single monolayer on the substrate as described above is sufficient to meet the diffusion barrier objectives of this invention, it is also within the scope of this invention to

form one or more additional monolayers of the metal on the original monolayer as long as the overarching objective of forming a diffusion layer of extremely small thickness is maintained. For example, the metal atom can be deposited from an elemental form via MBE on the surface of the silicon substrate. In this way, a plurality of monolayers can be formed as contiguous layers upon the substrate to form an overall thickness in the diffusion barrier layer of any desired thickness. Since thin thicknesses are desired, the diffusion barrier preferably is built up to an overall thickness that does not exceed 100Å, and more preferably does not exceed 20Å. FIG. 7A illustrates this scenario in which a plurality of monolayers 71a, 71b, and 71c are sequentially formed, upon the surface 72 of substrate 73, one on the other, in the manners described above. Then, a conductor material or other material (not shown) can be formed over the outermost monolayer 71c. In this embodiment, each of monolayers 71a, 71b, and 71c are formed of the same type of metal atoms, and together, they form the barrier film. Also, while three monolayers are depicted in FIG. 7A, the plurality of monolayers can be two or more.

Also, it is possible to deposit a combination of different types of metal atoms during precursor deposition on a substrate to form a composite diffusion barrier monolayer. For example, because the melting and sublimation temperatures of strontium

fluoride and barium fluoride are similar, the temperature ranges for MBE deposition of a strontium fluoride precursor onto silicon and for the evaporation of the strontium fluoride precursor from silicon almost completely overlap those given above for barium fluoride. Thus, temperatures in the mid-portion of the ranges given for barium fluoride on silicon are also satisfactory for the MBE deposition and evaporation of strontium fluoride.

However, the temperatures required to sublime, i.e., directly change the state of the source solid crystal form to a gas for deposition via MBE, for barium fluoride and strontium fluoride are slightly different. Consequently, to control the ratio of barium to strontium in a composite monolayer of a barrier layer to be formed, the barium fluoride and strontium fluoride should be deposited using separate effusion cells for the MBE chamber. In any event, a composite monolayer can be formed of barium and strontium atoms in this manner. FIG. 7B illustrates this embodiment of the invention where the barrier film is a composite monolayer 71 formed of different types of metal atoms 71d and 71e. Two or more different types of metal atoms can be provided in the composite monolayer 71. Then, a conductor material or other material (not shown) can be formed over the composite monolayer 71.

Also, if an additional monolayer or monolayers are deposited on the original monolayer formed on the surface of the substrate,

the different monolayers can have the same or different types of metal atoms by appropriate selection of the precursor compounds at the different stages of processing. For instance, as illustrated in FIG. 7C, the barrier film is comprised of a plurality of contiguous monolayers 71f, 71g and 71h in which different monolayers thereof are formed of different types of metal atoms. In this illustration, layers 71f and 71h are formed of the same type of metal atoms while intervening monolayer 71g is formed of a metal atom that is different from the metal atoms in layers 71g and 71h. However, there is no requirement that barrier film arrangements with three or more monolayers containing the different types of metal atoms must alternate through the stack of monolayers in any particular pattern. Also, while three monolayers are depicted in FIG. 7C, the embodiment is not limited to that plural number. Also, composite monolayers, such as described in FIG. 7B can be used in combination with one or more contiguous monolayers formed thereon having a single type of metal atoms, such as shown in FIG. 7A, or different types of metal atoms in different respective monolayers, such as illustrated in FIG. 7C.

As yet another mode of applying the metal halide precursor to the substrate to form the temporary heteroepitaxial film, r.f. sputtering, such as depicted in FIG. 6, can be used. In a sputtering chamber 36, an argon-ion gun 38 directs a beam 40 onto

a supply (target) 42 of barium fluoride, for example, causing deposition of barium fluoride onto a substrate 44 by sputtering. Here, as in the case of MBE deposition, the post-growth annealing of the substrate can take place within the sputtering chamber in order to remove BaF_2 molecules and the fluorine atoms leaving only a thin layer of barium atoms as a monolayer adhering to the surface of the substrate. The metallization (conductor) layer can also be applied to the substrate while it is inside the sputtering chamber. Sputtering can also be used to deposit a diffusion barrier of other metal atoms, such as strontium atoms, in a similar manner. Also, a combination of different types of metal atoms could be sputtered in the same monolayer or in different monolayers using different sputtering targets formed of different respective metal halide precursors. In general, however, MBE is superior to r.f. sputtering because sputtering can cause dissociation of the barium-fluorine bond before the barium fluoride molecule reaches the substrate surface which facilitates the formation of the temporary heteroepitaxial film.

As other different modes for forming the diffusion barrier film on a substrate, deposition processes other than MBE and r.f. sputtering can be used, for example, physical and chemical vapor deposition, wet chemical processes, and liquid phase epitaxy. For instance, precursors used in metal-organic chemical vapor deposition (MOCVD) to form the diffusion barrier on a

semiconductor or insulating substrate include Ba (2,2,6,6-tetramethyl-3,5 heptanedionate) and Sr (2,4-pentanedionate).

As illustrated in FIG. 8, the diffusion barrier produced in accordance with the invention can be used not only to prevent diffusion of conductor metals into a semiconductor substrate, but also to prevent diffusion of the conductor metal into an insulating layer. In FIG. 8, layer 46 is a semiconductor substrate, for example, a semiconducting layer of silicon, and layer 48, which overlies layer 46, is an insulating layer of silicon dioxide (SiO_2). A plug 45 of a metal, such as copper, is located in a via hole through insulating layer 48, and makes ohmic contact with the semiconducting layer 46 through a thin diffusion barrier layer 47 of barium formed by one of the processes described above. This plug is used to conduct current between layer 46 and another layer (not shown) which is separated from layer 46 by insulating layer 48. In the same process, the sidewall of the via hole is lined with a barium diffusion barrier 49, which prevents diffusion of the copper into the insulating layer. The barium or strontium atoms are deposited onto an insulating layer in the same way in which they are deposited onto silicon.

As will be apparent from FIG. 8, the minimization of the thickness of the side wall diffusion barrier 49 makes it possible to use copper for interconnections between layers. The copper

interconnects can be significantly narrower than tungsten interconnects having the same current capacity, and the diffusion barrier is also very thin. Therefore the use of the diffusion barrier in accordance with the invention as a liner for via holes in insulating layers, can contribute significantly to the minimization of the lateral dimensions of an integrated circuit of which the elements shown in FIG. 8 are a part. Because the diffusion barrier 49 is very thin, it permits the use of via holes of relatively low aspect ratio, making them easier to fill with conducting metal and eliminating voids which result in failures or rejection of ICs.

It will be understood that this invention is not limited to the above-illustrated substrate materials, conductor materials, and materials used to make the diffusion barrier, as long as other criterion understood and set forth herein for these respective materials are satisfied.

For instance, the material used for forming the diffusion barrier can be any appropriate metal in elemental form or precursor molecular compound from which a layer of metal atoms (i.e., a monolayer) can be formed on a semiconductor or insulating substrate.

The substrate material upon which the diffusion barrier is formed is not particularly limited and can include semiconductor materials and insulating materials used in semiconductor device

fabrications. The semiconductor material can be, for example, Si, Ge, InP, GaAs, SiC, GaN, AlN, InSb, PbTe, CdTe, HgTe, $\text{Hg}_2\text{Cd}_{1-z}\text{Te}$, PbSe, PbS, and tertiary combinations of these materials. The semiconductor material can be monocrystalline or polycrystalline.

5 The semiconductor substrate can be in bulk wafer form, deposited or grown layer form (e.g., epitaxially grown), or silicon-on-insulator (SOI) form. The semiconductor can be doped or undoped with impurities (e.g., p-, n-doping). The insulating substrate material can be, for example, SiO_x , SiO_2 , BaF_2 , SrF_2 , CaF_2 , silicon
10 nitride, PSG, or BPSG. For example, a thin diffusion barrier film formed of a barium, strontium or cesium monolayer (or monolayers) can be used to line via holes in insulators made of BaF_2 , SrF_2 and CaF_2 .

As to the types of conductor materials that can be formed on
15 the diffusion barrier, these include conventional metals and metal alloys used for wiring line, interconnects, bonding pads, and so forth, in semiconductor device or opto-electronic device fabrication. The present invention is especially useful for providing an *in situ* barrier to electrically conductive metals
20 which tend to diffuse into semiconductor and insulating materials common to semiconductor processing. These conductive metals include, for example, pure copper, copper alloys (e.g., Cu-Al, Cu-Si-Al), copper doped with a dopant (e.g., aluminum) that impedes electromigration, gold, silver, or platinum. In the case

of copper, it may be desirable to alloy it with small percentages (e.g., < 5%) of other metallic substances to prevent electromigration. The conductor material can be deposited on the diffusion barrier by any conventional technique, including, e.g., electroplating, electroless deposition, sputtering, chemical vapor deposition, e-beam evaporation, and so forth. For example, copper can be deposited by e-beam evaporation at 1×10^{-9} millibars in a heated chamber, or at 10×10^{-11} millibars under a nitrogen environment. The conductor film can be patterned on the diffusion barrier by various techniques, such as by conventional additive or subtractive processes known and used in semiconductor processing (e.g., photolithographic processing). The invention can also be used to prevent diffusion of gallium and/or arsenic from gallium arsenide into silicon and other substrates.

A number of advantages and improvements are achieved by the present invention which can be exploited in the semiconductor device processing industry. A principal advantage of this invention is that the thickness of the diffusion barrier layer can be made extremely thin. In practice, depending on the surface characteristics of the substrate material onto which the diffusion barrier layer is deposited, the thickness of the diffusion barrier layer according to this invention will generally be formed in the range of approximately 5 Å to 100 Å. In the case of a smooth, highly planarized substrate material,

e.g., a substrate having a surface roughness well below 5Å, the diffusion barrier can be made as thin as one monolayer, which will have a thickness slightly less than 5 Å corresponding the atomic diameter of the metal atoms forming the diffusion barrier.

5 For such smooth substrates, the diffusion barrier formed of one monolayer having a thickness less than 5Å in thickness will satisfactorily inhibit diffusion of copper and other conductors into the substrate. With substrate materials having a relatively greater surface roughness, the thickness of the diffusion barrier layer will tend to vary. For instance, the diffusion barrier layer on a substrate having a surface roughness greater than 5Å may be formed so as to have a thickness value in the range of approximately 5 to 100 Å, with metal atoms of the diffusion barrier layer accumulating at any step edges on the substrate surface. Thus, the diffusion barrier film of this invention is only one monolayer or a multiple number of contiguous monolayers formed on the substrate surface, and in any event, it need not be more than approximately 100Å in total thickness to achieve the objectives of this invention for current and future anticipated semiconductor device fabrication specifications. A large scale integrated circuit having copper conductors and a diffusion barrier film according to this invention with a thickness in the range of approximately 5Å to approximately 100Å, can achieve an extremely high component density, which reduces the number of

layers required for a given number of components, and very low heat dissipation. In the practice of this invention, therefore, the diffusion barrier thickness can vary from a thickness less than about 5Å to a greater thickness, which can be up to about 100Å, preferably up to no more than 20Å. Conventional alternative diffusion barriers are significantly thicker than 100Å.

Another advantage of the invention is that the diffusion barrier film, where it is barium or strontium, or a similar metal, is compliant, i.e., it is mechanically soft and easily deformable. The compliance of the diffusion barrier film allows dissimilar materials to be put together without introducing defects, such as voids or mechanical stresses, at the interface which may have detrimental effects on device performance, the diffusion barrier film, or the metallization layer. Furthermore, barium and strontium, or like metals, can form intermetallic compounds with copper (BaCu_{12} and Cu_5Sr are examples), causing copper atoms to be tightly bound to the barium or strontium at the interface and unable to migrate past the barium or strontium layer into the silicon.

Also, while the barrier film based on one or more monolayers of metal atoms that is used in this invention has been illustrated herein specifically as a barrier to diffusion of metal conductors into substrate materials, it will be understood

that the barrier film is not necessarily limited to that use alone, as it possesses many advantageous attributes that could be exploited in semiconductor device fabrications. For example, the barrier film could be used as a barrier layer in the fabrication of semiconductor laser devices, such as those having heterojunctions and incorporating different semiconductor materials, e.g., GaAs on top of silicon.

While the invention has been shown and described with reference to certain preferred embodiments, it will be understood by those skilled in the art that changes in form and detail may be made without departing from the spirit and scope of the appended claims.

What is claimed is:

- 1 1. A semiconductor device comprising:
2 a substrate;
3 a barrier film having a monolayer of barium atoms on said
4 substrate; and
5 a material on said barrier film.
- 1 2. A semiconductor device comprising:
2 a substrate material having a surface;
3 a barrier film on said substrate surface, said barrier film
4 having a monolayer of barium atoms attached to said surface;
5 a conductor on said barrier film, said conductor having a
6 tendency to diffuse into said substrate material if in direct
7 contact therewith; and wherein said monolayer serves as a
8 barrier, inhibiting diffusion of the conductor into the substrate
9 material.
10
- 1 3. A semiconductor device according to claim 2, wherein said
2 barrier film has a thickness of not more than approximately
3 100Å.
- 1 4. A semiconductor device according to claim 2, wherein said
2 barrier film has a thickness of not more than approximately 20Å.

1 5. A semiconductor device according to claim 2, wherein said
2 barrier film has a thickness of not more than approximately 5Å.

1 6. A semiconductor device according to claim 2, wherein said
2 barrier film is a single monolayer of barium atoms attached to
3 said surface of said substrate material.

1 7. A semiconductor device according to claim 2, wherein said
2 barrier film comprise a plurality of contiguous monolayers of
3 barium atoms located on said surface of said substrate material.

1 8. A semiconductor device according to claim 2, in which said
2 substrate material is a semiconductor.

1 9. A semiconductor device according to claim 2, in which said
2 substrate material is a silicon semiconductor.

1 10. A semiconductor device according to claim 2, in which said
2 substrate material is an insulating material.

1 11. A semiconductor device according to claim 2, in which said
2 substrate material is silicon oxide.

1 12. A semiconductor device according to claim 2, in which the
2 conductor is a metal.

1 13. A semiconductor device according to claim 2, in which the
2 conductor comprises copper.

1 14. A process for making a semiconductor device comprising the
2 steps of:
3 forming, on a surface of a substrate material, a barrier
4 film having a monolayer of barium atoms immediately adjacent said
5 surface of the substrate material; and
6 depositing a material on said barrier film.

1 15. A process for making a semiconductor device comprising the
2 steps of:
3 forming, on a surface of a substrate material, a barrier
4 film having a monolayer of barium atoms immediately adjacent said
5 surface of the substrate material; and
6 depositing a conductor, having a tendency to diffuse into
7 the substrate material, onto said barrier film, wherein said
8 monolayer inhibits diffusion of the conductor into the substrate
9 material.

1 16. A process according to claim 15, in which the step of
2 forming said barrier film comprises depositing a monolayer
3 precursor compound on said substrate by molecular beam epitaxy,
4 and then annealing said monolayer precursor compound to form said
5 monolayer.

1 17. A process according to claim 15, in which the step of
2 forming said barrier film comprises depositing a monolayer
3 precursor compound on said substrate by sputtering, and then
4 annealing said monolayer precursor compound to form said
5 monolayer.

1 18. A process according to claim 15, in which the step of
2 forming said barrier film comprises depositing a monolayer
3 precursor compound on said substrate by physical vapor
4 deposition, and then annealing said monolayer precursor compound
5 to form said monolayer.

1 19. A process according to claim 15, in which the substrate
2 material is selected from the group consisting of a semiconductor
3 material and an insulating material.

1 20. A process according to claim 15, in which the conductor
2 comprises copper.

ELECTRONIC DEVICES WITH BARIUM BARRIER FILM
AND PROCESS FOR MAKING SAME

5

Abstract of the Disclosure

10

15

20

25

A semiconductor device having a barrier film comprising an extremely thin film formed of one or more monolayers each comprised of a two-dimensional array of metal atoms. In one exemplary aspect, the barrier film is used for preventing the diffusion of atoms of another material, such as a copper conductor, into a substrate, such as a semiconducting material or an insulating material. In one mode of making the semiconductor device, the barrier film is formed by depositing a precursor, such as a metal halide (e.g., BaF_2), onto the substrate material, and then annealing the resulting film on the substrate material to remove all of the constituents of the temporary heteroepitaxial film except for a monolayer of metal atoms left behind as attached to the surface of the substrate. A conductor, such as copper, deposited onto the barrier film is effectively prevented from diffusing into the substrate material even when the barrier film is only one or several monolayers in thickness. The extremely thin barrier film makes possible a significant increase in the component density and a corresponding reduction in the number of layers in large scale integrated circuits, as well as improved performance.

DECLARATION and POWER OF ATTORNEY for PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **Electronic Devices With Barrium Barrier Film And Process For Making Same**, the specification of which (check one) ☒ is attached hereto ☐ was filed on _____ as Application Serial No. _____ and was amended on _____.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 (a)-(d) or § 365(b) of any foreign application (s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

| Prior Foreign Application Number(s) | Country | Foreign Filing Date: | Priority Not Claimed | Certified Copy Attached? Yes No |
|-------------------------------------|---------|----------------------|----------------------|---------------------------------|
| | | | | |

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

| Application Number(s) | Filing Date (MM/DD/YYYY) |
|-----------------------|--------------------------|
| | |

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or §365© of any PCT international application designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

| U.S. Parent Application Number | PCT Parent Number | Parent Filing Date (MM/DD/YYYY) | Parent Patent Number (If applicable) |
|--------------------------------|-------------------|---------------------------------|--------------------------------------|
| | | | |

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith, (list name and registration number), and hereby certify that the Government of the United States has the irrevocable right to prosecute this application:

| | |
|---|---|
| SEND CORRESPONDENCE TO: James B. Bechtel, Esq. NSWCDD (CD222) Dahlgren, VA 22448-5100 | DIRECT TELEPHONE CALLS TO: James B. Bechtel, Esq. Reg. No. 29,890 (540)653-8061 |
|---|---|

I hereby declare that all statements made herein of my knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Michael F. Stumborg
 Inventor's Signature *Michael F. Stumborg* Date 8-14-98
 Residence 201 Progress Street, Fredericksburg, VA 22401
 Citizenship United States Post Office Address Same as Above

Full name of second joint inventor, if any Francisco Santiago
 Second Inventor's signature *Francisco Santiago* Date 8-14-98
 Residence 5308 Cedar Ridge Drive, Fredericksburg, VA 22407
 Citizenship United States Post Office Address Same as above

Full name of third joint inventor, if any Tak Kin Chu
 Third Inventor's signature *Tak Kin Chu* Date 8-14-98
 Residence 9506 Nowell, Bethesda, MD 20817
 Citizenship United States Post Office Address Same as above

Full name of fourth joint inventor, if any Kevin A. Boulais
 Fourth Inventor's signature *Kevin A. Boulais* Date 14 Aug 98
 Residence 1315 Wilson, Waldorf, MD 20602
 Citizenship United States Post Office Address Same as above




FIG. 1




FIG. 2

00137034-1000076




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E




FIG. 6

FIG. 7A




FIG. 7B





FIG. 7C






FIG. 8

RECORDATION FORM COVER SHEET
PATENTS ONLY

U.S. DEPARTMENT OF COMMERCE
Patent and Trademark Office

Jc542 U.S. PTO
09/137084
08/20/98

- To the Honorable Commissioner of Patents and Trademarks: Please record the attached original documents or copy thereof.
- 1 Name of conveying party(ies): 2. Name and address of receiving party(ies):

Michael F. Stumborg
Francisco Santiago
Tak Kin Chu
Kevin A. Boulais

Name: The United States of America as
represented by the Secretary of the Navy
Internal Address: CHIEF OF NAVAL RESEARCH
OFFICE OF COUNSEL
(ATTN: CODE OOCIP)

Additional name(s) of conveying party(ies) attached? ☐ Yes ☒ No

Street Address: BALLSTON TOWER ONE
800 NORTH QUINCY STREET
City: ARLINGTON State: VA ZIP: 22217-5660

3. Nature of conveyance:
☒ Assignment

☐ Other _____
Execution Date: _____

4. Application number(s) or patent number(s):

A. Patent Application No.(s)

B. Patent No.(s)

5. Name and address of party to whom
correspondence concerning documents
should be mailed:

James B. Bechtel
Office of Counsel (CD222)
Naval Surface Warfare Center
Dahlgren Division
Dahlgren, Virginia 22448-5100
Reg. No. 29,890

6. Total number of applications and
patents involved: 1

7. Total fee (37 CFR 3.41) \$ 40.00

☒ Authorized to be charged
to deposit account

8. Deposit account number: 04-0814
(Attach duplicate copy of this page if paying
by deposit account)

DO NOT USE THIS SPACE

9. Statement and signature.
To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy
of the original document.

James B. Bechtel
Name of Person Signing


Signature

Aug 17, 1998
Date

Total number of pages comprising cover sheet: 1

OMB No. 0651-0011 (exp. 4/94)

Do not detach this portion

Mail documents to be recorded with required cover sheet information to:

Commissioner of Patents and Trademarks
Box Assignment
Washington, D.C. 20231

CERTIFICATE OF MAILING

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States
Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to the Assistant
Commissioner for Patents, Washington, DC 20231.

Date: _____

Beverly D. Cook

RECORDATION FORM COVER SHEET
PATENTS ONLY

U.S. DEPARTMENT OF COMMERCE
Patent and Trademark Office

To the Honorable Commissioner of Patents and Trademarks: Please record the attached original documents or copy thereof.

1. Name of conveying party(ies):

Michael F. Stumborg
Francisco Santiago
Tak Kin Chu
Kevin A. Boulais

2. Name and address of receiving party(ies):

Name: The United States of America as
represented by the Secretary of the Navy
Internal Address: CHIEF OF NAVAL RESEARCH
OFFICE OF COUNSEL
(ATTN: CODE OOCPIP)

Additional name(s) of conveying party(ies) attached? ☐ Yes ☒ No

Street Address: BALLSTON TOWER ONE
800 NORTH QUINCY STREET
City: ARLINGTON State: VA ZIP: 22217-5660

3. Nature of conveyance:
☒ Assignment

☐ Other _____
Execution Date: _____

4. Application number(s) or patent number(s):

A. Patent Application No.(s)

B. Patent No.(s)

5. Name and address of party to whom
correspondence concerning documents
should be mailed:

James B. Bechtel
Office of Counsel (CD222)
Naval Surface Warfare Center
Dahlgren Division
Dahlgren, Virginia 22448-5100
Reg. No. 29,890

6. Total number of applications and
patents involved: 1

7. Total fee (37 CFR 3.41) \$ 40.00

☒ Authorized to be charged
to deposit account

8. Deposit account number: 04-0814
(Attach duplicate copy of this page if paying
by deposit account)

DO NOT USE THIS SPACE

9. Statement and signature.

To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true copy
of the original document.

James B. Bechtel
Name of Person Signing

James B. Bechtel
Signature

Aug 17, 1998
Date

Total number of pages comprising cover sheet: 1

OMB No. 0651-0011 (exp. 4/94)

Do not detach this portion

Mail documents to be recorded with required cover sheet information to:

Commissioner of Patents and Trademarks
Box Assignment
Washington, D.C. 20231

CERTIFICATE OF MAILING

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States
Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to the Assistant
Commissioner for Patents, Washington, DC 20231.

Date: _____

Beverly D. Cook

1c542 U.S. PTO
09/137084
08/20/98

ASSIGNMENT OF INVENTION

Navy Case No. 79329

WHEREAS, I(we), Michael F. Stumborg, Francisco Santiago, Tak Kin Chu and Kevin A. Boulais, of Fredericksburg, Fredericksburg, Bethesda and Waldorf, of Virginia, Virginia, Maryland and Maryland, respectively, while employed by the Government of the United States of America, hereinafter referred to as the Government, have made an invention entitled **Electronic Devices With Barium Barrier Film And Process For Making Same**, identified as Navy Case No. 79329, and described in application for Letters Patent of the United States of America executed by me(us) on August 14, 1998, and

WHEREAS, the conditions under which the invention was made are such as to entitle the Government under Paragraph 1(a) of Executive Order 10096, to the entire right, title and interest therein, including foreign rights; and

WHEREAS, the Government is desirous of obtaining the entire right, title and interest in and to the invention disclosed in said application within the United States of America, its territories and possessions and other rights and benefits herein granted; and

WHEREAS, as to foreign rights, the Government desires an option to obtain such rights;

NOW, THEREFORE, in consideration of the premises and other good and valuable consideration, the receipt of which is hereby acknowledged, I(we) hereby assign and transfer to the United States of America as represented by the Secretary of the Navy the entire right, title, and interest in and to said invention within the United States of America, its territories and possessions, and the entire right, title and interest in and to said application and any continuation, division or substitution thereof, and such Letters Patent as may issue therefrom and any reissue or extensions thereof, said invention, application and Letters Patent to be held by the United States of America as represented by the Secretary of the Navy to the end of the term for which said Letters Patent may be granted, as fully and entirely as the same would have been held by me(us) had this assignment not been made.

I(We) do hereby also grant unto the Government, the option to take the entire right, title and interest in and to the invention and all patent applications, patents and other forms of protection thereon in countries foreign to the United States of America within eight months of the filing date of any application for United States Letters Patent covering the invention; such option to be exercised by a written notification to me(us) within such eight months identifying the specific foreign countries in which the Government will file or cause to be filed an application for patent or other form of protection on the invention; and that the rights in the foreign countries not exercised under the option are left to me(us) subject to a nonexclusive, irrevocable, royalty-free license to the Government in any patent or other form of protection which may issue on the invention in any foreign country, including the power to issue sub-licenses for use in behalf of the Government and/or in furtherance of the foreign policies of the Government.

I(We) hereby further agree to make, execute, and deliver to the Government, any and all papers, documents, affidavits, statements, or other instruments that may be necessary in the prosecution of the application and of any continuation, division or substitution of the application, or any application for reissue or extension of said Letters Patent, and to assist the Government in every way in protecting the invention as may be requested, provided that any expense arising through such efforts will be paid by the Government.

IN TESTIMONY WHEREOF, I (we) have set my (our) hand(s) and affixed my (our) seal(s).

8-14-98

(date)

8-14-98


(date)

8-14-98


(date)

14 Aug 98

(date)

 Seal
Michael F. Stumborg

 Seal
Francisco Santiago

 Seal
Tak Kin Chu

 Seal
Kevin A. Boulais